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Absfruct-Evolutionary computation is a niw field of research 
in which hardware design is pursued by deriving inspiration from 
biological organisms. This new paradigm is expected to radically 
change the synthesis procedures in a way that allows discovering 
‘novel designs andlor more efficient circuits. In this paper, a multi 
objective optimization strategy for design of arithmetic circuits 
based on Ant Colony optimization algorithm is presented. Results 
are compared with those obtained using other techniques. 
Index Terms- Logic Design, Evolutionary Computation, Ant 
Colony Optimization, Multiobjective Optimization, Fuzzy Logic. 
I. INTRODUCTION 
ESlGN of digital circuits is a proccss to assemble a D collection of components to realize a specified function 
using a target technology. Typically, the behavior of each com- 
ponent of the designed circuit is well known. The difficulty 
lies in predicting how an assembly of such components will 
behave. 
Unfortunately, current design systems tend to depend on 
domain-specific knowledge, which is somewhat constrained 
both by the training and experience of the designer. On the 
other hand, nondeterministic iterative heuristics, with little 
domain knowledge, may allow us to define a search space, 
make some assumptions and use domain-independent opera- 
tors for generating candidate solutions in the design space. 
Iterative heuristics have tendency to search for solutions in a 
much larger, and often richer, design space beyond the realms 
of the conventional techniques. It may therefore be possible 
to use them to obtain novel designs that are difficult to find 
using conventional methods. 
It was Hugo de Gams who made the first move to investi- 
gate the design of evolving circuits. In his paper [I], de Gams 
suggested the establishment of a new field of research called 
Evolvable Hardware (EHW). At about the same time, the first 
work in evolutionary design of digital circuits was carried out 
by Louis [2]. A complete review and taxonomy of the field is 
described in [3]. Thc work of Thompson [4] that produccd a 
tone discriminator circuit without input clock has shown the 
emergence of this new way of designing circuits. 
In a recent development, much attention is given to the 
evolutionary design of arithmetic circuits. Such effort has 
resulted in the development of arithmetic circuits that range 
from a simple sequential adder structure to the more complex 
3-bit multiplier. Some of the recent work can be found in [5] ,  
[ 6 ] ,  [7], [8]. Unfortunately, majority of the published work 
attempts to obtain optimized circuits in terms of gate count 
only, and overlook other major issues such as delay and power 
consumption. In this paper, a multi objective evolutionary 
logic design based on Ant Colony Optimization (ACO) for 
arithmetic circuits is proposed. The goal is to find optimized 
circuits in terms of area, dellay and power. 
11. ANT COLONY OPTIMIZATION ALGORITHM 
Ant Colony Optimizatiori (ACO) algorithm [9]  is a new 
mcta-heuristic that combines distributed computation, auto- 
catalysis (positive feedback) and constructive greedy heuristic 
in finding optimal solutions for combinatorial optimization 
problems. Unlike Genetic Algorithms (GAS), which are blind, 
ACO involves cooperating agents (ants). 
The ACO algorithm has been inspired by the behavior 
of  rcal ants. It was obscwcd that rcal ants wcre ablc to 
select the shortest path between their nest and food resource, 
in the existence of alternate paths between the two. The 
search is made possiblc by a m  indircct communication known 
as stigmergV amongst the ants. While traveling their way, 
ants deposit a chemical substance, called pheromone, on the 
ground. When they arrive at a decision point, they make a 
probabilistic choice, biased bly the intensity of pheromone they 
smell. When they return back. the probability of choosing 
the same path is higher (due to the increase of pheromone). 
Then, new pheromone will be released on the chosen path. 
This behavior has an autocatalytic effect because the very fact 
of choosing a path will increase the amount of pheromone 
on the corresponding path, which in turn will make it more 
attractive for fiture ants to follow. Shortly, all ants will select 
the shortest path. Figure 1 illustrates this phenomenon. 
In ACO algorithm, the optimization problem is formulated 
as a graph G = (C,L) ,  where C is the set of components 
of the problem, and L is the possible connection or transition 
among the elements of C. The solution is expressed in terms 
of feasible paths on the graph G, with respect to a set of given 
constraints. 
111. FITNESS FUNCTION CALCULATION 
The fitness of a solution contains two parts, namcly func- 
tional fitness and objective fitness. 
A. Functional Fitness 
The functional fitness deals with the functionality of the 
solution, i.e., how good the solution is in satisfying the truth 
table of the intended Boolean function. Several functional 
fitness (FF) function calculritions are reported in the literature 
[3]. The most commonly used one is the ratio of the number 
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Fig. I. Illustration of ants finding thc shortcst path in ACO algorithm 
of hits to the length of the truth table. This can be formulated 
as follows. 
(1) 
The number of hits is defined as the number of correct 
matchings between the output patterns obtained from the 
solution and the truth table of the intended function. The 
solution has to be 'inverted' if the value of 'R is less than 
0.5. Therefore, the formulation below is applied. 
Number of hits 
Length of truth table R =  
FF = Mux{R, 1 - R} (2) 
B. Objective Fitness 
The objective fitness ( O F )  is the measure of the quality of 
solution in terms of optimization objectives such as area, delay, 
gate count and power consumption. It contains two aspects: 
constraints satisfaction and multi objective optimization. In 
this paper, fuwy logic is used to represent the cost function 
for area, delay and power. In order to build the membership 
function, the lower bound and upper bound of the cost function 
must be determined [ 101. 
In order to guide the search intelligently, the maximum 
value must be carefblly estimated. For this purpose, SIS 
tools [ I l l  are used to obtain circuits with minimum arca. 
In this context, rugged.script is used to generate the circuits' 
netlist files. These files are then fed to our own tool to obtain 
the estimated value for area, delay and power consumption. 
The reason behind this is twofold. Firstly because the delay 
optimization in SIS does not consider switching delay. Sec- 
ondly, SIS does not consider power optimization. 
Since we want to obtain circuits better than SIS, these values 
(area, delay, and power) are used as the target values. In the 
case of area as optimization objectives, the target area is equal 
to the area of circuits obtained by SIS and denoted as tgareol 
(see Figure 2 ) .  
In order to guide the search intelligently, the maximum 
value must be carefully estimated. For this purpose, SIS tool 
[ 1 I ]  is used to estimate the minimum area and minimum delay 
of the target circuits. 
The estimated lower bound of maximum area (called 
target.,,,) is associated with a specific degree of membership 
called target membership (ptarget). The shape of the mem- 
bership function is depicted in Figure 2. The shape of the 
I 
membership function is depicted as the bold line shown in 
Figure 2. 
P 
4 
Fig. 2. Membcrship function for arca 
In case of area as constraint, the area of circuit obtained 
from SIS is used as target value. For this purpose, the ma2 area 
and tgarea2 should be defined. The following settings are 
k l ,  kz E R, 0 < k l  5 1, k2 2 1. The shape of the 
membership function is dcpicted as dashed line shown in 
Figure 2. 
The membership function for delay and power arc built 
using similar rules (see [12] for further dctails). These threc 
membership functions will be aggregated into one unit (the 
objective fitness) using OWA operator [ 131. 
applied, tgarea2 = k i  X tgareal and maxarea = k2 x tgareal, 
C. Overall Fitness Calculation 
The overall fitness is then can be formulated as follows. 
Fitness = W f ' s F F  + ( 1  - Wf).OF (3) 
Where W f is the weight for functional fitncss. The value of 
W f  must be large enough in order to have better fknctionality 
of the circuit, because at the end functionally correct circuits 
are the only solutions accepted. However, W f  should not be 
too large in order to get better quality solutions in terms of 
design objectives. 
Iv. CIRCUIT ENCODING 
A circuit is modelled as a matrix M of size n x m. Each 
cell in the matrix containts a triplet of attributes. The first two 
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numbers are for the inputs (input I ,  input 2) and the third 
indicates the gate type. n e  value of input 1 and input 2 
indicates the row from which the current cell is getting its 
input from. The value of the gate type indicates the type of 
the gate being assigned to that cell from a predetermined set 
of gate types. A gate at position (i,j), where i is the row 
number and j is the column number, can only be connected 
to the one at ( i f ,  (j - 1)). 
There are 10 types of gate available. Table I shows these 
gates. 
TABLE I 
GATE TYPES USED, CONSIDERING INPUT a AND b. 
Consider the example shown in Figure 3. Cell( 1,2) whose 
attribute is (0,3,4) is an AND gate (according to Table I). The 
first input of the AND gate of this cell is connected to the 
output of cell(O,l), which is a WIRE, and the second input is 
connected to the output of cell(2,l). 
(a) 
Fig. 3. Examplc of a circuit and its encoding. 
At first, the matrix is filled up with randomly generated 
cells. Then, each ant will traverse the matrix. These ants are 
originated from a dummy cell called nest, and traverse each 
state (a cell in a column) until they reach the last column or 
a cell that has no successor. After the ants finish their tour, 
the matrix M is checked to see which cells of the mahix that 
are worth to be kept. The cells that are not included in the 
best solution in the current iteration will be removed. These 
empty cells will then be filled up again in the beginning of 
the next iteration. If it has not reached the maximum number 
of iterations, the procedure will be cycled again. Otherwise, 
the best solution is returned. 
V. PHEROMONE TRAIL CALCULATION 
, The selection of which edge to traverse is determined by a 
stochastic probability function. It depends on the pheromone 
value (7) and heuristic value ( q )  of the cdge (or the ncxt cell). 
The probability of selecting next node is formulated below: 
(4) 
The value of a and P imply the preference of the search, 
whether it depends more on pheromone value or heuristic 
value respectively. Every newly created cell will be given an 
initial and small amount of pheromone value. This value will 
be updated every iteration by the ant. 
The heuristic value (t)) depends on the distance of FF val- 
ues between cells. The distance d between cells is formulated 
as follows. 
d = F F ( j )  - FF( i )  
TJ = Id + 0.5 
( 5 )  
(6) 
Where i is the current cell anti j is the next cell visited by the 
ants. 
The addition of 0.5 in the calculation of q is meant to 
normalize the value of t )  into [O,l]. A decrease in functional 
fitness means that the value of t) is in the range of [0,0.5), 
while an increase of functional fitness makes the value of v 
in the range of (0.5, 1 J 
When all ants finish their tour, pheromone update is per- 
fomied. The pheromone update is performed using the fol- 
lowing equation: 
T ( t )  = T ( t )  + X * OvF(t)  (7) 
where OuF(t) denotes the overall fitness of the solution that 
the ants built and X is a constant. 
VI. EXPERIMENTS AND RESULTS 
Table I1 shows the results obtained using the proposed 
algorithm for area and delay niinimization for some arithmetic 
circuits. The table shows that the percentage of improvement 
in area, delay and powcr of circuits obtaincd using delay 
minimization over area minimization varies. However, it can 
be seen clearly that the improvement in delay is always 
less than or equal to zero. This means that using delay 
minimization, the proposed algorithm successfully find circuits 
with less delay compared to the circuits obtained using area 
minimization. 
In order to compare the results of applying our algorithm 
with known published results, some arithmetic cirquits are 
tested and compared to the results reported in [6], [7J. 
These circuits include 2-bit adder, 2-bit multiplier and 3-bit 
multiplier. The comparison of results is shown in Table 111. 
However, since the techniquc in [6] ,  [7] do not incorporate 
delay and power, the comparison is pcrformcd only for gate 
count and area. The parameters used for the algorithms is 
obtained from MOSIS .25 p library [14]. 
The table show that the proposed algorithm produced the 
best circuit in terms of area fix 2-bit multiplier circuit. It a h  
produced better results for 3-bit multiplier. For 2-bit adder 
circuit, the technique proposed in [6] produced better results. 
The reason behind this is that it uses MUX in addition to two 
input gates, while the proposed algorithm uses only two input 
gates. 
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TABLE II 
RESULTS OBTAINED USING THE PROPOSED ALGORITHM FOR AREA A N D  DELAY OPTIMIZATION 
[SI C. A. Cocllo, A. D. Christianscn, and A. H. Aguirrc. Towards 
Automated Evolutionary Dcsign of Combinational Circuits. Camptitem 
und Electrical Engineering Pery,wmon Press. 27( l):l-2R. Ian. 2001. 
Thc Ant Systcms: An 
Autocatalytic Optimizing Proccss. Rcviscd 91-016, Dcpt. of Elcctronica, 
Milan Polytcchnic, 1991. 
[IO] S. Sait and H. Yousscf. Iterative Computer Algorithms with Applications 
in Engineering: Solving Combinutorial Optimizution Pmblems. I EEE. 
1999. 
[Il l  E. M. Scntovic, K. J. Singh. L. Lavagno, C. Moon, R. Murgai. A. Sal- 
danha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni- 
Vinccntelli. SIS: A System for Scqucntial Circuit Synthcsis. Tcchnical 
Report UCBIERL M92/41, University of ,.California, Bcrkcley, May 
. . 1992. .. 
' [I21 Rimbang hli Rnsytih Sari? Modificd'antcolony optimization algorithm 
. - for conibinational.-lo~ic circuits dcsign. Mnstcr's Ihcsis, King Fahd 
. ". Univcrsity of Pctmlcum and Mincnls. Dhahran, KSA. Novcmbcr 2003. 
[I31 Ronald R. Yagcr. On Ordered Wcightcd Averaging Aggregation Opcr- 
ators in Multicriteria Decision Making. IEEE Trumucrion on System, 
MAN, and Cybemerics, 18(1), January 1988. 
191 M. Dorign, M. Mnniczm. and A. Cnlorni. 
NA Results are not available 
TABLE 111 
COMPARISON WITH THE EXISTING TECHNIQUES 
, I,. 
and comparison with existing techniques are shown. The 
proposed approach has shown that it is capable of producing 
optimized arithmetic circuits and has shown some promising 
[MI Standard CCII Library for MOSIS CMOS. 
risults. 
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